Yewon Kim

Jennifer Hasler

Music Synthesizer with FPAAs

# Low-Power Systems for Music Synthesis with FPAAs

### Introduction

With the growing number of hand-carried electronics, the low-power embedded system-on-chip (SoC) has become the center of interest. For the SoCs to provide wide range of operations and functionality, the overall power consumption of the system is a basic, but necessary, indicator of processor performance. This technical review paper summarizes some of the commercially available SoC applications, how and why the technology works, and what is necessary for implementing the technology.

#### **Commercial Applications**

The main application of SoC design is portable devices; ranging from smartphones to media devices, the portable embedded systems require both the high processing speed and the low power consumption. The electronics nowadays are designed to serve multiple purposes within a single battery-life. The physical limitations of a battery lifetime impose a design and performance constraint on the overall system. Power utilization can not only cope with the performance limitations but also aid in packaging or the cooling aspect of the system [1]. Flexible Hybrid Electronics (FHE) system is another application of low-power SoCs. Possible areas of application of the flexible technology include wearables, soft robotics, and medical health monitoring [2]. Similar to cell phones and multimedia devices, the flexible electronics run on battery-life and are subject to design limitations. On a larger scale, another use of the system-on-chip technology is the precision-time-protocol (PTP). PTP functions to connect substation communication networks, enabling synchronization accuracies in the nanoseconds. Such high synchronization within the network is desired because a time error of one microsecond would result in a location error of 300 meters [3].

Rising investments in smart cities to IoT devices drive the system-on-chip market. The global SoC market is highly competitive with major vendors competing based on not only price but also quality and service. Apple Inc. offers Apple A12X Bionic, an ARM-based SoC. Huawei Technologies Co., Ltd offers Kirin 980, an ARM-based SoC. MediaTek Inc. offers MT2523, designed for wearable applications. Qualcomm Technologies, Inc. offers Qualcomm QC605, incorporating an ARM IoT microprocessor, designed for IoT applications. SAMSUNG ELECTRONICS CO., LTD. offers Exynos, an ARM processor with fast data sharing and streaming, delivering high performances [4].

### Technology

The low-power consumption can be analyzed from different levels of the design. One area of power consumption is the dynamic power consumption. This is due to the input signal, charging and discharging process, and the short-circuit current. On a system level, the dynamic power consumption can be lowered by making the system-on-chip stay in the sleeping state without performing any operations. On a resistor-transfer level of design, the addition of a Gating clock circuit successfully reduced the dynamic power of clock network [5].

A typical mobile audio system is mainly centered on an audio digital signal processing (DSP) core with other audio peripherals such as the speakers and microphones attached to the DSP via a digital bus interface. The audio core can be integrated into the SoC with access to the SoC's main memory system. If the core subsystem is not integrated, there should be a bus interface to connect the DSP to the SoC. The data processing speed can be improved by adapting a DSP tunneled model, where the audio data processing is localized to the DSP with dedicated local memory to bring the system to a much lower frequency and to reduce the power consumption of the system [6].

The specific hardware technology of interest is the integrated ultralow-power system-on-chip (SoC) field-programmable analog array (FPAA) IC. The addition of the routing fabric, low-power programmable and configurable, enables the rapid reconfigurability. Such modification reduces the number of intermediate data storage required for computations, which is often the largest power and cost consumption of the system [7].

#### Implementation

Field-programmable analog array (FPAA) was designed in the past with modifications to reduce the overall power consumption. However, at a student design level, it is not possible to fabricate an integrated FG programming system for system-level ICs. Most of the power management should be performed at a programming level to control the components of design. For example, one of the main components of this project is the input sensor, such as a microphone. The computation of sensor data with lower starting precision point should be considered for a higher performance of the device [8]; however, this would lead to a trade-off between power consumption and performance.

## References

- N. Kumar and M. Rattan, "Implementation of embedded RISC processor with dynamic power management for low-power embedded system on SOC," 2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS), Chandigarh, 2015, pp. 1-6.
   [Online]. Available: https://ieeexplore.ieee.org/document/7453297 [Accessed: Sept. 29, 2019].
- R. L. Chaney, D. G. Wilson, D. R. Hackler, K. J. DeGregorio and D. E. Leber, "New Silicon Frontiers: Physically Flexible System-On-A-Chip," 2017 IEEE Workshop on Microelectronics and Electron Devices (WMED), Boise, ID, 2017, pp. 1-4. [Online]. Available: https://ieeexplore.ieee.org/document/7453297 [Accessed: Sept. 28, 2019].
- [3] N. Moreira, J. Lázaro, U. Bidarte, J. Jimenez and A. Astarloa, "On the Utilization of System-on-Chip Platforms to Achieve Nanosecond Synchronization Accuracies in Substation Automation Systems," in *IEEE Transactions on Smart Grid*, vol. 8, no. 4, pp. 1932-1942, July 2017. [Online]. Available: <u>https://ieeexplore.ieee.org/document/7386687</u> [Accessed: Sept. 29, 2019].
- [4] Technavio, "Top 5 Vendors in the Global Mixed Signal SoC Market 2019-2023: Technavio," Business Wire, 10-Jul-2019. [Online]. [Accessed: 27-Sep-2019].
- [5] X. Wang *et al.*, "A multi-level collaboration low-power design based on embedded system," 2015
  28th IEEE International System-on-Chip Conference (SOCC), Beijing, 2015, pp. 186-190.
  [Online]. Available: <u>https://ieeexplore.ieee.org/document/7406937</u> [Accessed: Sept. 29, 2019].
- [6] C. Qi, "Building a high-performance, low-power audio/voice subsystem," Design And Reuse.
  [Online]. Available: https://www.design-reuse.com/articles/36960/building-a-high-performance-low-power-audio-voice-subsystem.html. [Accessed: 28-Sep-2019].
- [7] S. George *et al.*, "A Programmable and Configurable Mixed-Mode FPAA SoC," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 6, pp. 2253-2261, June 2016. [Online]. Available: http://hasler.ece.gatech.edu/Published\_papers/FPAA\_Papers/RASP30\_SoCFPAA.pdf [Accessed: Sept. 28, 2019].
- [8] M. Collins, J. Hasler, and S. George, "An Open-Source Tool Set Enabling Analog-Digital-Software Co-Design," *Journal of Low Power Electronics and Applications*, vol. 6, no. 1, p. 3, Feb. 2016. [Online]. Available: <u>https://www.mdpi.com/2079-9268/6/1/3</u> [Accessed: Sept. 28, 2019].